The companies say that the chips will increase the speed of several key functions of the devices by up to four times.
The 1.8-volt chips boost the performance of data-centric wireless devices by integrating a flexible partition architecture with synchronous page mode read operations. Through read-while-write operations the processor can execute read operations from one partition while writing or erasing in another, which improves the speed at which information can be stored and accessed in the flash memory by up to 40%.
By submitting your email address, you agree to receive emails regarding relevant topic offers from TechTarget and its partners. You can withdraw your consent at any time. Contact TechTarget at 275 Grove Street, Newton, MA.
By accessing the memory's contents with asynchronous page and synchronous burst reads, bottlenecks are removed and commands executed more rapidly.